# An Analysis of Bidirectional Superposed Dual Active Bridge DC-DC Converter with Synchronous Rectifier 

Toshiro Hirose ${ }^{*, * *}$, Takayuki Kimura ${ }^{* *}$, Kosuke Harada ${ }^{* * *}$, and Hirofumi Matsuo**<br>* Nishimu Electronics Industries Co., Ltd., Saga, 842-0032, Japan<br>${ }^{* *}$ Nagasaki University, Nagasaki, 852-8521, Japan<br>*** Sojo University, Kumamoto, 860-0082, Japan<br>hirose@nishimu.co.jp


#### Abstract

This paper describes the principles and characteristics of a novel bidirectional superposed dual active bridge DC-DC converter with synchronous rectifier, which has a mechanism formed from two bridge-type converters that are linked through superposition in additive polarity in series. Conventionally, for an isolated dual active bridge DC-DC converter, the rated voltage of its switching elements is decided according to the DC power source voltage and load current. Therefore, as the voltage and current specifications of a DC-DC converter become higher, physical size becomes larger, conduction and switching losses increase and power efficiency reduces. To solve this problem, the authors devised the proposed DC-DC converter capable of lowering the rated voltage of switching elements, by means of sharing DC power source voltage and load current between two converters. Further, the capacity of the high frequency transformer becomes small, making the DC-DC converter more efficient and smaller. We designed and constructed a 1 kW DCDC converter prototype, and conducted performance evaluation testing. As a result, a conversion efficiency of $98.2 \%$ at a rated output of 1 kW was obtained. A detailed analysis of power flow was also carried out, to identify the characteristics of the converter developed.


Keywords: bidirectional DC-DC converter; superposed dual active bridge, synchronous rectifier, ZCS-ZVS

## I. Introduction

For isolated dual active bridge DC-DC converters which have been previously researched, various techniques to improve converter conversion efficiency have been applied: for instance, application of resonant type converter using snubber capacitance [1], uses of silicon carbide ( SiC ) power devices and new magnetic materials [2]. And isolated dual active bridge DC-DC converters have been applied for use in hybrid electric vehicles [3] and energy storage systems [4]. Power generation systems incorporating natural energy are generally equipped with secondary batteries and electric double-layer capacitors; and to control their charge/discharge operation, bidirectional DC-DC converters have also been widely employed [5].

In the pursuit of high energy efficiency for such equipment, bus voltage tends to be high along with development of hightech switching devices, while in practical terms energy storage devices such as Li-ion batteries and electric double-layer capacitors cannot meet the high voltage requirements. Therefore, in the case that high voltage, high current


Fig. 1. Bidirectional isolated dual active bridge DC-DC converter.


Fig. 2. Novel superposed dual active bridge DC-DC converter with synchronous rectifier.
specifications are required, DC-DC converters need to be large in size, resulting in a reduction in power efficiency due to an increase in conduction and switching losses. As a solution to this problem, the authors proposed a bidirectional superposed dual active bridge DC-DC converter equipped with a synchronous rectification function. The proposed converter, which has a mechanism formed from two bridge-type converters that are linked through superposition in additive polarity in series, is capable of lowering the rated voltage of switching elements, by means of sharing DC power source voltage and load current on the high-voltage side between the two converters [6]. Fig. 1 shows the circuit diagram of a conventional converter, and Fig. 2 shows the circuit diagram of
our proposed DC-DC converter. In Fig. 1, converter 1 is set on the low-voltage side, while converter 2 is set on the highvoltage side. The low-voltage side and high-voltage side are generally isolated; however, the conventional DC-DC converter has problems in that 1 ) the rated current of converter 1 switching elements are controlled by the DC current ( $i_{D 1}$ ), causing a high current condition; and 2) the rated voltage of converter 2 switching elements are controlled by the voltage $\left(V_{0}\right)$ on the high-voltage side, causing a high voltage condition.

In contrast, the proposed converter has no function to isolate the input and output power circuits; however, it has the following beneficial characteristics:

1) The output voltage $\left(V_{0}\right)$ of power source $\left(E_{0}\right)$ on the high-voltage side can be shared by converters 1 and 2 based on the transformer winding turns ratio. For instance, when the turns ratio is $1: 1$, the rated voltage of switching elements of converters 1 and 2 is half of $V_{0}$, contributing to the lowering of the switching element voltage rating.
2) The DC current ( $i_{D 1}$ ) passing through power source $\left(E_{1}\right)$ on the low-voltage side can be shared by converters 1 and 2 based on the transformer winding turns ratio. For instance, when the turns ratio is $1: 1$, the rated current of switching elements of converters 1 and 2 is half of $i_{D 1}$, contributing to the lowering of the switching element current rating.
3) Through mechanisms 1) and 2), the rated capacity to be processed by the transformer is decreased by half, contributing to downsizing as well as loss reduction.
4) Zero-current switching (ZCS) and zero-voltage switching (ZVS) are realized under a wide operation range when all switching elements are turned on, resulting in high efficiency.

## II. Operating Modes of the propsed DC-DC Converter

Power flow from DC power source on the low-voltage side $\left(E_{1}\right)$ toward DC power source on the high-voltage side $\left(E_{0}\right)$ is defined as power running mode, while the opposite power flow is defined as power regenerative mode. Figs. 3 and 4 show transformer current waveforms at the time of DC-DC converter switching operation in power running and regenerative modes, respectively. An individual converter is driven in one-pulse mode without controlling pulse width. The on-duty ratio between $S_{1}$ and $S_{2}$, as well as that between $S_{2}$ and $S_{22}$, is $50 \%$.

Depending on the magnitude of current transmitted, and voltage magnitudes of DC power voltages ( $V_{1}, V_{2}$ ), transformer currents ( $i_{1}, i_{2}$ ) of DC-DC converter have three waveform patterns of current waveforms; that is, patterns (a), (b) and (c), as shown in Figs. 3 and 4. In the case of pattern (c) in both power running and regenerative modes, turn-on of all switching elements occurs under the condition of ZCS and ZVS, because the anti-parallel diode is in on-state. In contrast, the hard-turn-on phenomenon occurs in particular switching elements; that is, $\mathrm{S}_{21}$ and $\mathrm{S}_{22}$ in pattern (a), $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ in pattern (b) in power running mode, as well as $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ in pattern (a),


Fig. 3. Operating waveforms in power running mode.


Fig. 4. Operating waveforms in power regenerative mode.


Fig. 5. Current flows and equivalent circuits.


Fig. 6. MOSFET device models.
$\mathrm{S}_{21}$ and $\mathrm{S}_{22}$ in pattern (b) in power regenerative mode. In this case, however, the current flowing to switching elements is small, resulting in only a minor switching loss.

## III. Operating analysis

In the case of pattern $(a)$ in power running mode, states that emerged in the time periods $0 \sim T_{1}, T_{1} \sim T_{1}+T_{2}, T_{1}+T_{2} \sim T$ are defined as states 1,2 and 3 , respectively. To analyze power flow, we set up circuits equivalent to these states as shown in Fig. 5, and obtained MOSFET device models by applying the method of approximation, as shown in Fig. 6. Using the converter circuit parameters listed in Table 1, transformer primary current $\left(i_{1}\right)$ was obtained from numerical calculations.

## A. State Analysis

1) State $1\left(t=0 \sim T_{1}\right)$
$\mathrm{S}_{1}$ is turned on under the condition of $i_{1 a}=i_{2 a}=-I_{1}$ when $t=$ 0 , and then state 1 starts. At this time, diodes in an anti-parallel connection with $\mathrm{S}_{1}$ are already in a turn-on condition. Since directions of current flows ( $i_{1 a}, i_{2 a}$ ) do not change rapidly, $i_{1 a}$ flows to FET of $\mathrm{S}_{1}$, and $i_{2 a}$ flows to FET of $\mathrm{S}_{22}$. Current does
not flow to DC power source $\left(E_{1}\right)$. The following two Laplace transform equations are given by the equivalent circuit of state 1 shown in Fig. 5. Default values of $i_{1 a}$ and $i_{2 a}$ are set as $-I_{1}$.

$$
\begin{align*}
\frac{V_{0}}{s}= & \left(\frac{L s+r_{L}}{2}+2 r_{T}+r_{0}\right) I_{2 a}(s)-\frac{2 v_{T}}{s}+\frac{L I_{1}}{2} \\
& -V_{M}(s)+\frac{V_{1}}{s}  \tag{1}\\
\frac{V_{1}}{s}= & \left(\frac{L s+r_{L}}{2}+2 r_{T}\right) I_{1 a}(s)-\frac{2 v_{T}}{s}+\frac{L I_{1}}{2}+V_{M}(s) \tag{2}
\end{align*}
$$

Since $i_{1 a}=i_{2 a}$, (3) is obtained from both (1) and (2).

$$
\begin{align*}
I_{1 a}(s) & =I_{2 a}(s)=\frac{V_{0}+4 v_{T}-L I_{1} s}{L s\left(s+\frac{r_{L}+r_{0}+4 r_{T}}{L}\right)} \\
& =\frac{\frac{V_{1 a}}{r_{a}}}{s}-\frac{\frac{V_{1 a}}{r_{a}}+I_{1}}{s+\frac{r_{a}}{L}} \tag{3}
\end{align*}
$$

Here, (4) is obtained from the following equations.

$$
\begin{align*}
& r_{a}=r_{L}+r_{0}+4 r_{T} \quad, \quad V_{1 a}=V_{0}+4 v_{T} \\
& i_{1 a}(t)=i_{2 a}(t)=\frac{V_{1 a}}{r_{a}}-\left(\frac{V_{1 a}}{r_{a}}+I_{1}\right) e^{-\frac{r_{a}}{L} t} \tag{4}
\end{align*}
$$

Further, when the current is defined as $I_{2}$ at time $T_{1}$, and $T_{1} / T=D$, (5) is obtained from (4).

$$
\begin{equation*}
e^{-\frac{\pi r_{a}}{\omega L} D}=\frac{\frac{V_{1 a}}{r_{a}}-I_{2}}{\frac{V_{1 a}}{r_{a}}+I_{1}} \tag{5}
\end{equation*}
$$

2) State $2\left(t=T_{1} \sim T_{1}+T_{2}\right)$
$\mathrm{S}_{21}$ is turned on when $t=T_{1}$ after $\mathrm{S}_{22}$ is turned off, and reverse recovery current flows until reverse recovery for diodes of $S_{22}$ is completed, which causes $D C$ voltage $\left(V_{2}\right)$ to shortcircuit. In this case, the hard-turn-on phenomenon of $\mathrm{S}_{21}$ occurs. However, this phenomenon emerges in the light load period, resulting in only a minor switching loss. In the case of pattern $(c)$ in power running mode, when $S_{21}$ is turned on under the condition that diodes of $S_{21}$ are in on-state, resulting in the condition of ZCS and ZVS. In this mode, current of $i_{1 b}+i_{2 b}$ flows to DC power source $\left(E_{1}\right)$. The following two Laplace transform equations are given by the equivalent circuit of state 2 shown in Fig. 5. Default values of $i_{1 a}$ and $i_{2 a}$ are set as $I_{2}$.

$$
\begin{align*}
\frac{V_{0}}{s} & =-r_{1}\left\{I_{1 b}(s)+I_{2 b}(s)\right\}-\left(\frac{L s+r_{L}}{2}+2 r_{T}+r_{0}\right) I_{2 b}(s) \\
& +\frac{L I_{2}}{2}+V_{M}(s)+\frac{V_{1}}{s} \\
\frac{V_{1}}{s} & =r_{1}\left\{I_{1 b}(s)+I_{2 b}(s)\right\}+\left(\frac{L s+r_{L}}{2}+2 r_{T}\right) I_{1 b}(s) \\
& -\frac{2 v_{T}}{s}-\frac{L I_{2}}{2}+V_{M}(s) \tag{7}
\end{align*}
$$

Since $i_{1 b=} i_{2 b}$, (8) is obtained from (6) and (7).

$$
\begin{align*}
I_{1 b}(s) & =I_{2 b}(s)=\frac{2 V_{1}-V_{0}+2 v_{T}+L I_{2} s}{L s\left(s+\frac{r_{L}+4 r_{T}+r_{0}+4 r_{1}}{L}\right)} \\
& =\frac{\frac{V_{1 b}}{r_{b}}}{s}-\frac{\frac{V_{1 b}}{r_{b}}-I_{2}}{s+\frac{r_{b}}{L}} \tag{8}
\end{align*}
$$

Here, (9) is obtained from the following equations.

$$
\begin{gather*}
r_{b}=r_{L}+4 r_{T}+r_{0}+4 r_{1} \quad, \quad V_{1 b}=2 V_{1}-V_{0}+2 v_{T} \\
i_{1 b}(t)=i_{2 b}(t)=\frac{V_{1 b}}{r_{b}}-\left(\frac{V_{1 b}}{r_{b}}-I_{2}\right) e^{-\frac{r_{b}}{L} t} \tag{9}
\end{gather*}
$$

Further, when the current is defined as zero at time $T_{1}+T_{2}$, (10) is obtained from (9).

$$
\begin{equation*}
e^{\frac{\pi \pi_{b} T_{2}}{\omega L T}}=1-\frac{r_{b}}{V_{1 b}} I_{2} \tag{10}
\end{equation*}
$$

3) State $3\left(t=T_{1}+T_{2} \sim T\right)$

The magnetic energy of leakage inductance diminishes when $t=T_{1}+T_{2}$. The reverse current flowing to FET of $\mathrm{S}_{1}$ is
turned to flow forward though FET of $S_{1}$ under the condition of ZCS and ZVS. As in the case of state 1, the following two Laplace transform equations are given by the equivalent circuit of state 3 shown in Fig. 5. The default values of $i_{1 c}$ and $i_{2 c}$ are set as zero.

$$
\begin{align*}
\frac{V_{0}}{s} & =-r_{1}\left\{I_{1 c}(s)+I_{2 c}(s)\right\}-\left(\frac{L s+r_{L}}{2}+2 r_{T}+r_{0}\right) I_{2 c}(s) \\
& -\frac{2 v_{T}}{s}+V_{M}(s)+\frac{V_{1}}{s} \tag{11}
\end{align*}
$$

$$
\begin{equation*}
\frac{V_{1}}{s}=r_{1}\left\{I_{1 c}(s)+I_{2 c}(s)\right\}+\left(\frac{L s+r_{L}}{2}+2 r_{T}\right) I_{1 c}(s)+V_{M}(s) \tag{12}
\end{equation*}
$$

Since $i_{1 c}=i_{2 c}$, (13) is obtained from (11) and (12).

$$
\begin{align*}
I_{1 c}(s) & =I_{2 c}(s)=\frac{2 V_{1}-V_{0}-2 v_{T}}{L s\left(s+\frac{r_{L}+4 r_{T}+r_{0}+4 r_{1}}{L}\right)} \\
& =\frac{\frac{V_{1 c}}{r_{b}}}{s}-\frac{\frac{V_{1 c}}{r_{b}}}{s+\frac{r_{b}}{L}} \tag{13}
\end{align*}
$$

Here, (14) is obtained from the following equations.

$$
\begin{gather*}
r_{b}=r_{L}+4 r_{T}+r_{0}+4 r_{1}, \quad V_{1 c}=2 V_{1}-V_{0}-2 \nu_{T} \\
i_{1 c}(t)=i_{2 c}(t)=\frac{V_{1 c}}{r_{b}}\left(1-e^{-\frac{r_{b}}{L} t}\right) \tag{14}
\end{gather*}
$$

Further, when the current is defined as $I_{1}$ at time $T,(15)$ is obtained from (14).

$$
\begin{equation*}
I_{1}=\frac{V_{1 c}}{r_{b}}\left(1-e^{-\frac{\pi \pi_{b}}{\omega L}(1-D)} e^{\frac{\pi \pi_{b} T_{2}}{\omega L T}}\right) \tag{15}
\end{equation*}
$$

B. Numerical calculations of AC output current waveforms

Using the values of $I_{1}$ and $I_{2}$, which are derived from (5), (10) and (15), (16) and (17) can be obtained.

$$
\begin{gather*}
I_{1}=\frac{\frac{V_{1 a}}{r_{a}} \frac{r_{b}}{V_{1 b}}\left(1-e^{-\frac{\pi r_{a}}{\omega L} D}\right) e^{-\frac{\pi r_{b}}{\omega L}(1-D)}+1-e^{-\frac{\pi r_{b}}{\omega L}(1-D)}}{\frac{r_{b}}{V_{1 c}}+\frac{r_{b}}{V_{1 b}} e^{-\frac{\pi r_{a}}{\omega L} D} e^{-\frac{\pi r_{b}}{\omega L}(1-D)}}  \tag{16}\\
I_{2}=\frac{\frac{V_{1 a}}{r_{a}} \frac{r_{b}}{V_{1 c}}\left(1-e^{-\frac{\pi r_{a}}{\omega L} D}\right)-\left(1-e^{\frac{\pi r_{b}}{\omega L}(1-D)}\right) e^{-\frac{\pi r_{b}}{\omega L} D}}{\frac{r_{b}}{V_{1 c}}+\frac{r_{b}}{V_{1 b}} e^{-\frac{\pi r_{a}}{\omega L} D} e^{-\frac{\pi r_{b}}{\omega L}(1-D)}} \tag{17}
\end{gather*}
$$

Table 1 Circuit symbols and parameters

| FET threshold voltage | $v_{T}$ | 0.2 V |
| :--- | :---: | :---: |
| FET on-resistance | $r_{T}$ | $100 \mathrm{~m} \Omega$ |
| Transformer total resistance | $r_{L}$ | $100 \mathrm{~m} \Omega$ |
| Internal resistance of low-voltage source | $r_{1}$ | $1 \mathrm{~m} \Omega$ |
| Internal resistance of high-voltage source | $r_{0}$ | $1 \mathrm{~m} \Omega$ |
| Transformer leakage inductance | $L$ | $220 \mu \mathrm{H}$ |
| Transformer voltage | $v_{M}$ | $160 \mathrm{~V}=\mathrm{V}_{0} / 2$ |
| Switching frequency | $f$ | 20 kHz |
| DC voltage on low-voltage side | $V_{1}$ | 160 V |
| DC voltage on high-voltage side | $V_{0}$ | 320 V |



Fig. 7. Transformer primary current $\left(i_{1}\right)$ in pattern $(a)$ in power running mode. (input voltage 192 V , output voltage 320 V , output power 500 W )


Fig. 8. Transformer primary current $\left(i_{1}\right)$ in pattern $(b)$ in power running mode.
(input voltage 128 V , output voltage 320 V , output power 500 W )


Fig. 9. Transformer primary current $\left(i_{1}\right)$ in pattern (c) in power running mode.
(input voltage 128 V , output voltage 320 V , output power 1 kW )

We obtained $I_{1}$ and $I_{2}$ by substituting parameters listed in Table 1 into (16) and (17). Then, numerical calculations were made using (4), (9) and (14) to obtain transformer primary current ( $i_{1}$ ). Fig. 7 shows the waveform in pattern (a) in power running mode. Similar analysis was carried out for patterns (b) and (c), to obtain $i_{1}$ by changing the value of $V_{1}$, as shown in Figs. 8 and 9.

## IV. EXPERIMENTAL RESULTS

We constructed a prototype of the proposed DC-DC converter, with the following specifications: rated output capacity $P_{o}=1 \mathrm{~kW}$, rated voltage on low-voltage side $V_{1}=$ 160 V , and rated voltage at high-voltage side $V_{0}=320 \mathrm{~V}$. Using the prototype, its conversion efficiency was evaluated by testing under the control of a feedback-loop system.

## A. Conversion efficiency characteristics of proposed DC-DC converter

Fig. 10 shows the conversion efficiency of the proposed DC-DC converter in power running mode in case of use of FET and IGBT. In the test, FET and IGBT with similar rated values were provided by the same manufacturer. Note that power required for control power source is not included in conversion efficiency. FET and IGBT were connected to fast recovery diodes in reverse parallel. Ferrite was used as the core material for the high frequency transformer, which incorporated a mechanism to enfold leakage inductance. As a result of evaluation testing, at the rated input/output voltage with the rated output of 1 kW , in the case of FET, conversion efficiencies of $98.2 \%$ in power running mode were achieved. In the half load region, $99.1 \%$ was obtained in power running mode. In all cases, high conversion efficiency was achieved. We concluded that, except in the case of light load, FET was $1.5 \%$ more power efficient than IGBT.

## B. Effect of synchronous rectifier

Fig. 11 shows a typical power flow in the case of use of IGBT, and Fig. 12 shows that in the case of use of FET, during power running mode in which power flows from the low-voltage side to the high-voltage side. When using IGBT, the current flowing to converter 2 flows through diodes in an anti-parallel connection with switching elements. So converter 2 provided rectification effect.


Fig.10. Conversion efficiency in power running mode.


Fig. 11. Power flow in the case of use of IGBT.


Fig. 12. Power flow in the case of use of FET.
When using FET, the current flowing to converter 2 flows through switching elements. So converter 2 provided synchronous rectification effect. Fig. 13 shows the turn-on voltage waveform of $S_{22}$ when using IGBT, while Fig. 14 shows that when using FET. When using IGBT, the turnon voltage was approximately 0.9 V . It was found that the current flowed through diodes in an anti-parallel connection with $\mathrm{S}_{22}$, not through switching elements, as shown in Fig. 13. In contrast, when using FET, the voltage drop was approximately 0.4 V due to the FET drain current, as shown in Fig. 14. This led to the finding that the current flowed through switching elements, not diodes in an anti-parallel connection with $\mathrm{S}_{22}$. That is, a synchronous rectification effect was provided. From the results, it was shown that the turn-on loss was reduced by half when using FET.

## V. Conclusion

Through the performance analysis and evaluation test, the authors were able to theoretically clarify the behavior of
 Fig. 13. Turn-on voltage waveform when using IGBT.

$\mathrm{V}_{\mathrm{S} 22} ; 1 \mathrm{~V} /$ div., $\mathrm{V}_{\mathrm{GS} 22} ; 100 \mathrm{~V} /$ div., $\mathrm{i}_{\mathrm{S} 22}: 10 \mathrm{~A} /$ div., $\mathrm{i}_{2}: 10 \mathrm{~A} /$ div., $\mathrm{H}: 5 \mathrm{us} /$ div.
Fig. 14. Turn-on voltage waveform when using FET.
their proposed DC-DC converter and the effect of synchronous rectification function. As a result of evaluation testing, in the case of rated output of 1 kW , conversion efficiency of $98.2 \%$ in power running mode were achieved. The future approach will be to carry out a detailed analysis of power losses. In addition, further efforts will be made to resolve conversion efficiency drop resulting from the hard-turn-on phenomenon, aimed at the further improvement of efficiency.

## References

[1] M. H. Kheraluwala, R. W. Gascoigne, D. M. Divan, and E. D. Baumann, "Performance characterization of a high-power dual active bridge dc-todc converter," IEEE Trans. Ind. Appl., vol. 27, no. 6, pp. 1294-1301, Nov./Dec. 1992.
[2] S. Inoue and H. Akagi, "A bidirectional isolated dc-dc converter as a core circuit of the next-generation medium-voltage power conversion system," IEEE Trans. Power Electron., vol. 22, no. 2, pp. 535-542, Mar. 2007.
[3] Huang-Jen Chiu and Li-Wei Lin, "A bidirectional dc-dc converter for fuel cell electric vehicle driving system," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 950-958, Jul. 2007.
[4] S. Inoue and H. Akagi, "A bidirectional dc-dc converter for an energy storage system with galvanic isolation," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2299-2306, Nov. 2007.
[5] T. Hirose, H. Matsuo and Y. Ishizuka, "Development of an independent type of hybrid power generation system," in Proc. IEEE International Telecommunications Energy Conf. (INTELEC), vol.31, pp. 598-602, Oct. 2009.
[6] K. Iida, H. Matsuo, T. Hirose and Y. Ishizuka, "A novel bidirectional dc-dc converter with high efficiency and small size ac-link," in Proc. IEEE International Telecommunications Energy Conf. (INTELEC), vol.31, pp. 11-18, Oct. 2009.

