1MHz Switching Frequency POL with a Fast Response Digital Controller

Yoichi Ishizuka Nagasaki University Nagasaki, Japan isy2@nagasaki-u.ac.jp Kenji Mii Nagasaki University Nagasaki, Japan

Abstract— In this paper, the proposed hardware logic type digital controller for on-board SMPS which has a very small time-delay in control loop has been described. Some experimental has been done including evaluation of load current change and frequency characteristic of open loop transfer function. These results have been revealed that the proposed circuit could be suppressed the time delay to sub – micro second order.

I. INTRODUCTION

Digital electronic products have been spreading quickly by the advancement of the integrations technologies. ICs, DSPs and FPGAs require a high performance and a high speed due to the trend. Along with the situations, the power consumption is increasing. To suppress the power consumption, the power supply voltage is getting lower toward to sub 1V. Because of the severe voltage margin by the lower power supply voltages, special SMPS, point of load (POL) is disposed very near to the load. The requirements of the control circuit of POL are becoming adaptive, more accurate, higher speed and lower cost.

For the control purpose, pulse width modulation (PWM) control is a one of appropriate technique. Digital control or digital pulse width modulation (DPWM) can accomplish robust and flexible power control with soft-tuned parameters and will become popular control technique ^[1-21]. Therefore, a term of development is shorter than analog controller. Although, there are some disadvantages in cost of production and speed, against analog control circuit. We had proposed hardware-logic based digital PWM control circuit is effective to such requirements ^[22-26]. In this paper, the proposed DPWM control method's principles of operation and circuit configurations are described firstly. At the next, the proposed technique is confirmed with some experiments.

II. THE CIRCUIT CONFIGURATION OF GENERAL DPWM CONTROLLER FOR POL

The circuit configuration of general DPWM controlled POL is shown in Fig. 1(a). This topology has two major time-delay problems.

Fumiaki Takenami Nagasaki University Nagasaki, Japan Daisuke Kanemoto University of Yamanashi Yamanashi, Japan dkanemoto@yamanashi.ac.jp



(b) Control block



First, time-delay occurs at A/D converter with the conversiondelay. And, the calculation time of digital controller is another problem. Both of the time-delay directly effects on the response speed of the control circuit and influences stability of the control. Total of the delay time will be described as the discrete time-delay factor Vq/Z in the control loop shown in Fig.1(b) where Vq is a coefficient constant.

III. THE PROPOSED DPWMCONTROLLER FOR POL

A. The circuit configuration of the proposed DPWM-POL

Figure 2 shows the main and the control circuit configuration of the proposed DPWM-POL in this research.



(b) Control block

Figure 2. Circuit configuration of proposed DPWM-POL

Main POL circuit is a quite ordinary non-isolated buck converter. The control circuit is composed with D/A converter, analog comparator, digital controller and drive circuit.

The analog timing converter (ATC) block shown in Fig. 2 (a) is composed with D/A converter and analog comparator. In Fig. 2(b), the control block diagrams are shown. ATC block, PID control calculation block and up-counter block for gate pulse creation, are all in parallel and synchronized with the system clock f_{CLK} .

B. The control circuit configuration of the proposed DPWM-POL

Figure 3 shows the precise control circuit configuration, and Fig. 4 shows control signal flow of the proposed DPWM-POL. Let's take a look at the signal flow.

As mentioned above, all blocks are synchronized with the system clock f_{CLK} . Memory 1 is used the look-up table method, and can store waveform values not only triangle or saw tooth but any waveforms. In this paper, the step-down saw tooth wave form is employed. V_{ref}^+ is the maximum output voltage of DAC. The output voltage E_o of POL is compared with the output voltage of D/A converter in the ATC block, successively. The comparator's output is read out to the latch signal to each D-ff at the timing that of E_o was sensed. Also, the look-up table method is used for the duty ratio calculation with memory 2, 3 and 4. Especially, the duty ratio data which is pre-calculated with the value of E_o , are stored in memory 2.

The duty ratio data is read out from memory2 according to f_{CLK} . At the timing of E_o sensed, one of the duty ratio data is chosen and transferred to u(k) in D-FF4, where k is the number of switching term.



Figure 3. The system configuration of proposed control circuit



Figure 4. Control signal flow

At the digital comparator, u(k) is compared with up-counter data, and converted to real-time analog PWM waveforms. Onterm $T_{on}(k)$ of DPWM signal of switching term k is decided by u(k). In parallel with the processing of ATC block, the u(k) is called with system clock and latched by ATC output as trigger. At the last of the switching term, u(k) is preset maximum value by PR signal generator for preparing next term.

The delay of the proposed control circuit is mostly dominated with the calling and the loading time of memory 2.

Because of the small delay of this control technique, the sensed E_O data can reflect on-term of the same switching term.

C. PID control with Look-up Table

u(k) which is stored in memory 2 is pre-calculated by general PID digital control laws as

$$u(k) = u_{ref} + K_P e(k) + K_I n_I(k) + K_D (e(k) - e(k-1))$$
(1)

where u_{ref} is a reference value of u(k), e(k) is an digitalized error value between r which is digitalized reference voltage V_{ref} and, $y_l(k)$ is output data of up-counter in switching term k as

$$e(k) = y_1(k) - r$$
 ,(2)

 K_P , K_I and K_D are a proportional gain, an integral gain and an derivative gain, respectively, $n_l(k)$ is integral factor, that is

$$n_I(k) = n_I(k-1) + e(k) .$$
(3)

At the timing of the latch signal is becoming high, $y_1(k-1)$ is latched to $y_2(k-1)$ as

$$y_2(k-1) = y_1(k-1)$$
. (4)

From above equations, Eq.(1) can be transformed to

$$u(k) = u_{ref} - (K_P + K_I)r + A\{y_1(k) + \frac{K_I}{A}n_I(k-1) - \frac{K_D}{A}y_2(k-1)\}$$
(5)

where

$$A = K_P + K_I + K_D \tag{6}$$

$$a = \frac{K_I}{A} n_I (k-1) \tag{7}$$

$$b = \frac{K_D}{A} y_2(k-1) \tag{8}$$

Memory 3 and memory 4 store a and b, respectively.

In (5), a - b in the term k is pre-calculated in the term k-1 and the obtained value becomes the initial value of programmable counter of the term k. And, address' which indicates address of memory 2 is incremented with system clock and u(k) is called from memory 2, simultaneously.

$$address' = y_1(k) + a - b \tag{9}$$

From (5) and (9),

$$u(k) = u_{ref} - (K_P + K_I)r + A\{address'\}$$
(10)







Figure 5. Address vs. duty ratio at Table I

Therefore, u(k) is determined as soon as E_O is sensed.

Table I shows the address and data of memory2 at $K_P = 5$, $K_I = 0$, $u_{ref} = 86$, r = 40 in (10). Figure 5 shows address and duty ratio at Table I.

You can see, Table I data have linear and nonlinear domain. And, if K_P becomes more higher, linear domain becomes shorter.

D. Overvoltage protection logic circuit

If trigger does not occur, proposed circuit outputs overvoltage. Therefore, we use overvoltage protection logic circuit. Figure 6 shows overvoltage protection circuit for proposed circuit. It is composed with selector, D-ff, sample pulse generator and reset pulse generator for D-ff.



Figure 6. The system configuration of overvoltage protection logic circuit



Figure 7. Protection signal flow

TABLE II. TRUTH TABLE OF SELECTOR OF PROTECTION LOGIC CIRCUIT

Q	OUT
0	PWM
1	Gnd

Figure 7 shows protection signal flow, and Table II shows truth table of the selector. First, sample pulse generator occurs pulse, second, value of Q is decided by sample pulse and V_{comp} , at last OUT is decided by Table II. When sensed output voltage $E_{\rm O} > V_{\rm ref}^+$, PWM signal becoming off by force.

IV. EXPERIMENTAL RESULUTS

A. Specifications

The proposed control system with prototype circuit is shown in Fig. 8. The digital controller part is designed with FPGA module DE0-Nano with Altera Cyclone IV. The total number of logic elements is 163 including all of the memory sections. All memory blocks, memory 1, memory 2, memory 3 and memory 4, are including in the logic elements. Texas Instruments DAC900 is used as DAC. Linear Technology LT1719 is used as analog comparator. Fairchild FDMF6705V is used as MOSFET and driver. The DC-DC converter topology is basically same as buck converter in Fig.2. The experimental conditions are shown in Table III. Figure 9 shows static state waveforms.

B. Experimental set-up

Some experiments are performed to verify the proposed controller.

1) Static characteristic and load current change transient response

Figure 10 shows experimental set-up of static characteristic and load current change dynamic response. We measured output voltage E_o , V_{comp} , PWM signal and output current I_o with analog probe, V_{comp} and u(k) in Fig. 3 with digital probe. Current change slew rate is 50A/µs.

2) Open loop transfer function

Figure 11 shows experimental set-up of open loop transfer function. We used FRA50976 at measurement. FRA50976 is frequency response analyzer from NF Corporation.



Figure 8. Prototype circuit

TABLE III. E	EXPERIMENTAL CONDITIONS
--------------	-------------------------

Parameters / Components	Value / name		
Input voltage E_i	12V		
Output target	1.5V		
voltage			
Output current I _o	0.3A ~ 0.9A		
Switching frequency fs	1MHz		
Choke inductor L	3.3µH		
Output capacitor C_o	10µF		
Proportional gain K_P	5, 10		
Integral gain K ₁	0		
Differential gain K_D	0		
V_{ref}^{+}	1.6		
<i>f</i> clk	500MHz		
Current change slew rate	50A/µs		
Digital PWM resolution	9bit		
Dr. MOS	Fairchild FDMF6705V		
(MOSFET and driver)			
Analog comparator	Linear Technology LT1719		
D/A converter	Texas Instruments DAC900		
FPGA	Terasic DE0-Nano		
	(Cyclone IV)		



Figure 9. Static state waveforms, E_o :500mV/div(CH1), V_{ref}^+ :1V/div(CH2), V_{comp} : 2V/div(CH3), PWM: 2V/div (CH4), V_{comp} /digital):D9, u(k):D0-D8

C. Measurement Results

1) Static characteristics

Figure 12 shows static characteristic at K_P =10. It shows when load current is 0.3~0.9, output voltage is ± 3% of target voltage.

2) Load current change transient response

Figure 13 and 14 show experimental waveforms of load current change transient response. All figures show E_o : 100mV/div(CH1), PWM: 3V/div(CH2), V_{comp} : 3V/div(CH3),

 I_o : 1A/div (CH4), V_{comp} (digital):D9, u(k):D0-D8, respectively. Bottom figure is an enlargement of a part of top figure and it shows reflection time.



Figure 10. Experimental set-up ststic characteristic and load current change transient response



Figure 11. Experimental set-up open loop transfer function



Figure 12. Static characteristic of converter at $K_P=10$



Figure 13. Load change from 0.3 to 0.9A (K_P =10)



Figure 14. Load change from 0.9 to 0.3A (K_P =10)

TABLE IV COMPARISON WITH PRIOR WORKS.

	[18]	[19]	[20]	[21]	This
					work
L	4.7µH	2.2µH	4.7µH	4.7µH	3.3µH
С	4.7µF	11µF	22µF	22µF	10µF
Converter type	buck	buck	buck	buck	buck
f_s	1M Hz	1M Hz	781.2k Hz	4M Hz	1M Hz
Load current	0.6A	0.275A	0.59A	0.16A	0.6A
step					
Input voltage	3V	5V	2.7-4.2V	3.3V	12V
Output voltage	1.8V	1.6-3.2V	0.9-1.2V	1.5V	1.5V
Settling time	~20µs	2µs	84.5µs	15µs	10µs

Figure 13 and 14 show $0.3 \sim 0.9$ A load transient response at $K_P=10$. Figure 13 shows light to heavy load transient response and output voltage settled in 10.4µs, under shoot is 160mV. Figure 14 shows heavy to light load transient response and output voltage settled in 3.2µs, over shoot is 58mV.

From these figures, the reflection time from V_{comp} to u(k) change is 11.0ns even in the worst case. Table IV is comparing the settling time of the output voltage from the proposed digitally controlled switching converter with prior work. It shows that the proposed digital controller achieves much faster output settling time than existing digital compensators ^{[18]-[21]}

3) Open loop transfer function

Figure 15 is the result of frequency characteristics of open loop transfer function when $K_P=5$, $K_{\overline{I}}=0$. Colored line with $I_0=0.3$ and gray line one with $I_0=0.7$.

Figure 16 is the result of frequency characteristics of open loop transfer function when $K_P=10$, $K_I=0$. Colored line with $I_0=0.3$ and gray line one with $I_0=0.7$. From Fig.15 and 16, it can be seen that phase margin is about 49 degree and gain margin is about 20 dB in worst case. From the results, the time-delay of proposed circuit has small effects to the control loop.



Figure 15. Open loop frequency characteristic at K_P =5 (Color: I_o =0.3A, Gray: I_o =0.7A)



Figure 16. Open loop frequency characteristic at K_P =10 (Color: I_o =0.3A, Gray: I_o =0.7A)

V. CONCLUSIONS AND FUTUREWORK

In this paper, the hardware logic type digital controller for on-board SMPS, which has a very small time-delay in control loop, is confirmed with some experiments including frequency characteristic. As the future work, analysis of the proposed control system.

REFERENCES

- Jurgen Alico, Aleksandar Prodic, "Multiphase Optimal Response Mixed-Signal Current-Programmed Mode Controller", Applied Power Electronics Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE, 2010, pp. 1113–1118.
- [2] Amir Babazadeh, Luca Corradini, and Dragan Maksimović, "Near Time-Optimal Transient Response in DC-DC Buck Converters Taking into Account the Inductor Current Limit", Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE, pp. 3328–3335.
- [3] Edward Lam, Robert Bell and Donald Ashley, "Revolutionary Advances in Distributed Power Systems", Applied Power Electronics Conference and Exposition, 2003. APEC '03. Eighteenth Annual IEEE, 2003, pp. 30–36 vol.1.
- [4] V. Peterchev, S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters", IEEE Transactions on Power Electronics, Vol. 18, January 2003, pp. 301–308.
- [5] B.J. Patella, A. Prodic, A. Zirger, D. Maksimovic, "High-frequency digital PWM controller IC for DC-DC converters", IEEE Transactions on Power Electronics, Vol. 18, January 2003, pp.438–446.
- [6] D. Maksimovic, R. Zane, R. Erickson, "Impact of Digital Control in Power Electronics", IEEE International Symposium on Power Semiconductor Devices & ICs, Kitakyushu, Japan, May 2004, pp. 13– 22.
- [7] S. Saggini, D. Trevisan, P. Mattavelli, "Hysteresis-Based Mixed-Signal Voltage-Mode Con-trol for dc-dc Converters", IEEE Power Electronics Conference (PESC'07), Orlando, Florida, June 2007, pp. 2664–2670.
- [8] S. Saggini, E. Orietti, P. Mattavelli, A. Pizzutelli, A. Bianco, "Fully-Digital Hysteretic Vol-tage-Mode Control for dc-dc Converters based on Asynchronous Sampling", IEEE Applied Power Electronics Conference (APEC'08), Austin, Texas, February 2008, pp.503–509.
- [9] Eric Meyer, Zhiliang Zhang, Yan-Fei Liu, "Digital Charge Balance Controller with Low Gate Count to Improve the Transient Response of Buck Converters", Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE, pp3320–3327.
- [10] Santa C. Huerta, Pedro Alou, Oscar Garcia, Jesus Angel Oliver, Roberto Prieto, and Jose Cobos, "Hysteretic Mixed-Signal Controller for High-Frequency DC-DC Converters Operating at Constant

Switching Frequency", IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 27, NO. 6, JUNE 2012, pp.2690–2696.

- [11] Corradini, L.; Bjeletić, A.; Zane, R.; Maksimović, D. "Fully Digital Hysteretic Modulator for DC–DC Switching Converters", IEEE TRANSACTIONS ON POWER ELECTRONICS, Volume: 26, Issue: 10, pp. 2969–2979.
- [12] Zhenyu Zhao; Prodic, A. "Limit-Cycle Oscillations Based Auto-Tuning System for Digitally Controlled DC–DC Power Supplies", Power Electronics, IEEE Transactions on Volume: 22, Issue: 6, pp. 2211–2222.
- [13] Haitao Hu; Yousefzadeh, V.; Maksimovic, D. "Nonuniform A/D Quantization for Improved Dynamic Responses of Digitally Controlled DC–DC Converters", Power Electronics, IEEE Transactions on Volume: 23, Issue: 4, pp. 1998–2005.
- [14] Ahmad, H.; Bakkaloglu, B. "A Digitally Controlled DC-DC Buck Converter Using Frequency Domain ADCs", Power Electronics Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE, pp. 1871–1874.
- [15] Jakobsen, L.T.; Schneider, H.; Andersen, M.A.E. "Comparison of State-of-the-Art Digital Control and Analogue Control for High Bandwidth Point of Load converters", Applied Power Electronics Conference and Exposition, 2008. APEC 2008. Twenty-Third Annual IEEE, pp. 1440–1445.
- [16] Shuibao Guo; Yanxia Gao; Yanping Xu; Xuefang Lin-Shi; Allard, B. "Digital PWM Controller for High-Frequency Low-Power DC-DC Switching Mode Power Supply", Electronics and Motion Control Conference, 2009. IPEMC '09. IEEE 6th International, pp. 1340–1346.
- [17] Lukic, Z.; Zhenyu Zhao; Ahsanuzzaman, S.S.; Prodić, A. "Self-Tuning Digital Current Estimator for Low-Power Switching Converters", Applied Power Electronics Conference and Exposition, 2008. APEC 2008. Twenty-Third Annual IEEE, pp. 529–534.
- [18] Albert Ting Leung Lee, Philip Ching Ho Chan, "Adaptive Prediction in Digitally Controlled Buck Converter with Fast Load Transient Response", Control and Modeling for Power Electronics (COMPEL), 2012 IEEE 13th Workshop on, pp. 1–7.
- [19] Barai, M.; SenGupta, S.; Biswas, J. "Digital Controller for DVS-Enabled DC–DC Converter", Power Electronics, Transactions on IEEE, Volume: 25, Issue: 3, 2010, pp. 557–573.
- [20] Yang, C.H.; Shiau, J.H.; Yeh, B.T. "Digitally Controlled Switching Converter with Automatic MultiMode Switching"Power Electronics, Transactions on IEEE Volume: 29, Issue: 4, pp. 1830–1839.
- [21] Shuibao Guo; Yanxia Gao; Yanping Xu; Xuefang Lin-Shi; Allard, B. "Digital PWM Controller for High-Frequency Low-Power DC-DC Switching Mode Power Supply", Electronics and Motion Control Conference, 2009. IPEMC '09. IEEE 6th International, pp. 1340–1346.
- [22] Yoichi Ishizuka, Masao Ueno, Ichiro Nishikawa, Akira Ichinose and Hirofumi Matsuo, "A Low-Delay Digital PWM Control Circuit for DC-DC Converters", 22nd Annual IEEE Ap-plied Power Electronics Conference and Exposition, Anaheim, CA, USA, 2007. 2, pp.579–586.
- [23] Y, Ishizuka.; F, Hirose.; Y, Yamada.; H, Matsuo., "A time-delay suppression technique for DPWM control circuit", Telecommunications Energy Conference (INTELEC 2009), pp.1–6.
- [24] Y, Ishizuka.; Y, Yamada.; F, Hirose.; M, Nishi.; H, Matsuo., "A design for small time-delay control circuit for DPWM- POL "Applied Power Electronics Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE, pp. 1879–1884.
- [25] Y. Ishizuka.; F. Hirose.; Y. Yamada.; H. Matsuo., "A fast transient response technique for DPWM DC-DC converters", Telecommunications Energy Conference (INTELEC2010), 32nd International, pp. 1–6.
- [26] Yoichi, Ishizuka; Kenji, Mii; Daisuke, Kanemoto; Tamotsu, Ninomiya "Frequency Response Analysis of Proposed Digital Control System for DPWM-POL", Power Electronics and Applications (EPE), 15th European Conference on 2013, pp. 1–10.

APPENDIX

To reveal the merit of the use of the DAC and comparator in spite of the ADC for sensing output voltage E_0 , we have made survey at the view point of the market price and the conversion rate. Figure 17 shows the results of comparison of several parallel interface DACs and ADCs. The horizontal axis represents the market price for 50 pcs, and the vertical axis represents the conversion rate. The products from four major companies A, B, C, and D, are compared. ADCs are shown in square mark, and DACs are triangle mark. Apparently, almost all of DACs are relatively cheaper than ADC in every grade conversion rate.

From the above, it is apparent that the proposed analog voltage sensing part which is composed with DAC and analog comparator is superior to conventional sensing technique with ADC in the point of view of high speed response and cost.



Figure 17. Comparing 12bit ADCs and 12bit DACs