# 5MHz PWM-Controlled Current-Mode Resonant DC-DC Converter with GaN-FETs 

Akinori Hariya and<br>Yoichi Ishizuka<br>Graduate School of Engineering<br>Nagasaki University<br>Nagasaki, Japan<br>bb52312202@cc.nagasaki-u.ac.jp, isy2@nagasaki-u.ac.jp

Ken Matsuura, Hiroshige Yanagi, and Satoshi Tomioka<br>Advanced Development Dept. TDK-Lambda Corporation<br>Nagaoka, Japan<br>\{matsuken, yanagi, s.tomioka\}@jp.tdk-lambda.com

Tamotsu Ninomiya<br>The International Centre for the Study<br>of East Asian Development<br>Kitakyushu, Japan<br>t_ninomiya@icsead.or.jp

Abstract- In this paper, a proposed pulse width modulation (PWM) control method for the isolated current-mode resonant DC-DC converter with $\mathbf{M H z}$ level switching frequency is presented. The circuit topology is same as a conventional resonant converter with synchronous rectification and without any additional components. The control technique for the output voltage regulation is proposed with the unique PWM control for syn-chronously-rectifying switches. By using the transformer's leakage inductance and the PWM control, the boost conversion can be realized. In addition, to achieve the zero-voltage switching (ZVS) operation, phase-shift between primary and secondaryside switches is adapted. The ZVS operation can maintain for primary-side switches. In this paper, proposed technique for achieving stable ZVS operation has been discussed. Some experiments have been done with 5 MHz isolated DC-DC converter which has Gallium Nitride field effect transistor (GaN-FET), and the total volume of the circuit is $16.14 \mathrm{~cm}^{3}$. The data show that the maximum power efficiency is $\mathbf{8 9 . 4 \%}$.

## I. INTRODUCTION

Recently, high power-efficiency and high power-density DC-DC converters have been required in a wide field of applications. Corresponding to this requirement, the current-mode resonant DC-DC converters featuring high power-efficiency have been continuously developed. Furthermore, the increase in the switching frequency of these converters is considered to be one of key technologies needed for down-sizing. We have also developed a 5 MHz current-mode resonant DC-DC converter, and presented its prominent features previously [1]. The converter had an input/output voltage of $48 \mathrm{~V} / 12 \mathrm{~V}$ and a power rating of 120 W . In this converter, GaN-FETs were utilized as semiconductor switches, which were suitable for highfrequency switching operation. Also, another researches have been proved utilizing GaN-FET for high frequency converter is very practical [2-9].

Current-mode resonant DC-DC converters are usually controlled by pulse frequency modulation (PFM). However, PFM control is hard to design to control the output voltage at MHz
level switching frequency operation. The detail is described later.

To solve the issue, this paper presents a new PWM control method for the current-mode resonant converter with MHz level switching frequency. This converter topology is same as the conventional current-mode resonant converter with synchronous rectification. The feature of the converter is controlling the output voltage without any additional components. By using transformer's leakage inductance and secondary-side synchronously rectifying switches, the new control method for boost conversion is realized.

In the previous researches, some PWM-controlled currentmode resonant DC-DC converters have been presented [1015]. The most recent PWM-controlled resonant converters utilized the control technique for duty ratio of primary-side switches, and some additional components such as an active clamp switch or output inductance were needed. On the other hand, the advantages of the proposed converter are controlling secondary-side switches and no additional components.

However, the proposed converter cannot be achieved ZVS operation with the conventional method which uses magnetizing current. Therefore, to accomplish the ZVS operation in the proposed converter, phase-shift between primary and second-ary-side switches which control resonant current is adapted. As a result, this proposed converter maintains some fundamental characteristics of resonant operation such as ZVS of main switches.

In this paper, the novel PWM control method for the cur-rent-mode resonant converter with MHz level switching frequency is proposed. In the section II, the issue of the conventional current-mode resonant converter in MHz level operation is described. In the section III, the principle of the proposed control technique and the ZVS operation technique is revealed. In the section IV, some experimental results have confirmed the capability of output-voltage control and ZVS operation with the 5 MHz resonant converter using GaN-FET.

## II. The Issue of The Conventional Current-Mode

 Resonant Converter Control in MHz Level OperationRecently, for DC-DC converters, high power-density and high power-efficiency are strongly demanded. To realize the high power-density, operating DC-DC converter in the high frequency is valid because of the minimizing the value of the magnetic transformer. However, with the high frequency switching, switching loss is becoming larger. To suppress the switching loss, the current-mode resonant DC-DC converter is widely used. Generally, the current-mode resonant DC-DC converter is controlled by PFM control which varies switching frequency. PFM control is valid for the control of the resonant converters in kHz level switching operation. However, in MHz level operation with PFM control, the output voltage of the resonant converter is hard to be controlled without large inductance.

For example, open loop characteristics of MHz level PFM control of LLC resonant DC-DC converter is shown in Fig. 1. From Fig. 1 (a), it can be seen that the switching frequency can't control the output voltage with relatively small inductance; 10 nH of leakage inductance and 80 nF of resonant capacitance. On the other hand, from the Fig. 1 (b), it can be seen that the switching frequency can control the output voltage with relatively large inductance; 10 nH of leakage inductance, 100 nH of additional inductance, and 4 nF of resonant capacitance. Then, the size of the core of additional inductance is $14 * 5 * 5 \mathrm{~mm}$, which means interfere of the miniaturization of the circuit. From the reason, it seems that the MHz level operation with PFM control cannot be appropriate. Therefore, in this paper, the MHz level operation with PWM control for the current-mode resonant DC-DC converter is proposed.

## III. Operational Principles of The Proposed Control Technique

## A. Circuit Topology

The circuit topology is based on a half-bridge type currentmode resonant converter as shown in Fig. 2. The primary-side is the half-bridge topology. $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ are driven in $50 \%$ duty ratio, alternatively. $C_{o s s 1}$ and $C_{o s s 2}$ are parasitic capacitance of primary-side switches $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2} . C_{r 1}$ and $C_{r 2}$ are the resonant capacitors which have same capacitances and also make averaged voltage of $v_{c}$ to a half of the input. The inside of the broken line is the magnetic transformer which equivalently indicated that $L_{r}$ is leakage inductor, and $L_{m}$ is the transformer's magnetizing inductance. The turn ratio is $n: 1 . L_{r}$ is used as the resonant inductor. The secondary-side is the full-bridge topology composed with diodes $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ for high-side arm switches, and transistors $\mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$ for low-side arm switches.

## B. Analysis of the Circuit Operation

To simplify analysis of the circuit operation, the following assumptions are made:

- FETs are treated an ideal switch;
- The body diodes of the primary-side FET are neglected;
- The output capacitances of the primary-side FETs are constant during operation, satisfying $C_{o s s 1}=C_{o s s}$, $C_{o s s}=C_{o s s 1}+C_{o s s}$;
- Resonant capacitances are satisfied $C_{r 1}=C_{r 2}$, $C_{r}=C_{r 1}+C_{r 2}$;
- The forward voltage drop and the parasitic capacitance of the secondary-side diodes are neglected;
- The output capacitance and the body diodes of the secondary-side FETs are neglected;
- The output voltage is constant;

The output voltage can be controlled with changing the duty ratio of $\mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$, simultaneously. When the duty ratio is less than 0.5 , the circuit is operated as well as conventional current resonance circuit. When the duty ratio is more than 0.5 , the circuit is operated in the proposed operation.

(a) 10 nH of leakage inductance and 80 nF of resonant capacitance.

(b) 10 nH of leakage inductance, 100 nH of additional inductance and 4 nF of resonant capacitance.
Figure 1. Open loop characteristics of LLC resonant DC-DC converter.


Figure 2. Circuit topology.

The circuit can be separated into 5 states in proposed operation with the switch combination. The definitions of the duty ratio $D$ is followed as

$$
\begin{align*}
& D=T_{\text {on }} / T_{S},  \tag{1}\\
& D=1 / 2+D_{1}+D_{4}+D_{5},  \tag{2}\\
& D_{1}+D_{2}+D_{3}+D_{4}+D_{5}=1 / 2 \tag{3}
\end{align*}
$$

and

$$
\left\{\begin{array}{l}
D \leq 0.5 \cdots \cdots \cdots(\text { conventional operation })  \tag{4}\\
D>0.5 \cdots \cdots \cdots(\text { proposed operation })
\end{array}\right.
$$

where $T_{s}$ is the switching period, and $T_{o n}$ is the on-term of $\mathrm{Q}_{3}$


| State1 | State2 | State3 | State4 | State 5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $D_{1} T_{s}$ | $D_{2} T_{s}$ | $D_{3} T_{s}$ | $D_{4} T_{s}$ | $D_{5} T_{s}$ |

Figure 3. The operation waveforms.
TABLE I. CIRCUIT OPERATION STATES

| State | FET |  |  |  | Diode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{3}$ | $\mathrm{Q}_{4}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ |
| State 1 | ON | OFF | ON | ON | OFF | OFF |
| State 2 | ON | OFF | ON | OFF | OFF | ON |
| State 3 | ON | OFF | ON | OFF | OFF | OFF |
| State 4 | ON | OFF | ON | ON | OFF | OFF |
| State 5 | OFF | OFF | ON | ON | OFF | OFF |

and $\mathrm{Q}_{4} . D_{1} \sim D_{5}$ are the duty ratio of the each state.
The operation has two operation modes. One is discontinuous conduction mode (DCM). And, the other is continuous conduction mode (CCM). The condition of the two modes can be defined with

$$
\left\{\begin{array}{l}
D_{2}<1 / 2-D_{1}-D_{4}-D_{5}, D_{3} \neq 0 \cdots \cdots(\mathrm{DCM})  \tag{5}\\
D_{2}=1 / 2-D_{1}-D_{4}-D_{5}, D_{3}=0 \cdots \cdots(\mathrm{CCM})
\end{array} .\right.
$$

The operation waveforms with DCM are shown in Fig. 3. The definitions of the resonant are followed;

$$
\begin{equation*}
\omega_{o}=1 / \sqrt{L_{r} C_{r}} \tag{6}
\end{equation*}
$$


(a) State $1\left(0<t<D_{1} T_{s}\right)$.

(b) State $2\left(D_{1} T_{s}<t<\left(D_{1}+D_{2}\right) T_{s}\right)$.

(c) State $3\left(\left(D_{1}+D_{2}\right) T_{s}<t<\left(D_{1}+D_{2}+D_{3}\right) T_{s}\right)$.

(d) State $4\left(\left(D_{1}+D_{2}+D_{3}\right) T_{s}<t<\left(D_{1}+D_{2}+D_{3}+D_{4}\right) T_{s}\right)$.

(e) State $5\left(\left(D_{1}+D_{2}+D_{3}+D_{4}\right) T_{s}<t<T_{s} / 2\right)$.

Figure 4. The equivalent circuits for each state.

$$
\begin{align*}
& Z_{r}=\sqrt{L_{r} / C_{r}},  \tag{7}\\
& \omega_{1}=1 / \sqrt{\left(L_{r}+L_{m}\right) C_{r}},  \tag{8}\\
& Z_{1}=\sqrt{\left(L_{r}+L_{m}\right) / C_{r}} \tag{9}
\end{align*}
$$

and

$$
\begin{equation*}
\omega_{o s s}=1 / \sqrt{L_{r} C_{o s s}} \tag{10}
\end{equation*}
$$

The definitions of the initial value of the variable are followed;

$$
\begin{equation*}
v_{c 1}(0)=V_{i} / 2-V_{c} \tag{11}
\end{equation*}
$$

and

$$
\begin{equation*}
i_{r 1}(0)=I_{r} . \tag{12}
\end{equation*}
$$

The relations for the switch condition and the circuit operation states are summarized in TABLE I. The equivalent circuits for each state of a half switching term are shown in Fig. 4. In this figure, the switches drawn with weak colors represent OFF, and red line represents current flow. The description for each state is described below.

State $1\left(0<t<D_{1} T_{s}\right)$ : In this state, $t_{1}$ is defined as $t_{1}=t$. The primary-side switch $\mathrm{Q}_{1}$ is turned ON . Also, the secondary-side switches both $\mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$ are turned $\mathrm{ON} . \mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$ are overlapped as indicated with the light gray area in Fig. 3. The leakage inductance $L_{r}$ is magnetized by $i_{r}$ for boosting output voltage. From the figure, $v_{c 1}\left(t_{1}\right)$ and $i_{r 1}\left(t_{1}\right)$ are became

$$
\begin{equation*}
v_{c 1}\left(t_{1}\right)=V_{i}-\left\{\left(V_{i} / 2+V_{c}\right) \cos \left(\omega_{o} t_{1}\right)+Z_{r} I_{r} \sin \left(\omega_{o} t_{1}\right)\right\} \tag{13}
\end{equation*}
$$

and

$$
\begin{equation*}
i_{r 1}\left(t_{1}\right)=-1 / Z_{r}\left(V_{i} / 2+V_{c}\right) \sin \left(\omega_{o} t_{1}\right)+I_{r} \cos \left(\omega_{o} t_{1}\right) . \tag{14}
\end{equation*}
$$

The final values of the State 1 are

$$
\begin{equation*}
V_{c 2}=v_{c 1}\left(D_{1} T_{S}\right) \tag{15}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{r 2}=i_{r 1}\left(D_{1} T_{S}\right) \tag{16}
\end{equation*}
$$

State $2\left(D_{1} T_{s}<t<\left(D_{1}+D_{2}\right) T_{s}\right)$. In this state, $t_{2}$ is defined as $t_{2}=t-D_{1} T_{s}$. After $\mathrm{Q}_{4}$ is turned OFF, the direction of the voltage applied to $D_{2}$ is inverted, and diode of $D_{2}$ becomes ON. The inductance current which is magnetized in state 1 flow through diode $\mathrm{D}_{2}$ and switch $\mathrm{Q}_{3}$, to the load. From the figure, $v_{c 2}\left(t_{2}\right)$ and $i_{r 2}\left(t_{2}\right)$ are became

$$
\begin{align*}
& v_{c 2}\left(t_{2}\right)=V_{i}-n V_{o} \\
& +\left(V_{c 2}-V_{i}+n V_{o}\right) \cos \left(\omega_{o} t_{2}\right)-Z_{r} I_{r 2} \sin \left(\omega_{o} t_{2}\right) \tag{17}
\end{align*}
$$

and

$$
\begin{align*}
& i_{r 2}\left(t_{2}\right)=1 / Z_{r}\left(V_{c 2}-V_{i}+n V_{o}\right) \sin \left(\omega_{o} t_{2}\right) \\
& +I_{r 2} \cos \left(\omega_{o} t_{2}\right) \tag{18}
\end{align*}
$$

The final values of the State 2 are

$$
\begin{equation*}
V_{c 3}=v_{c 2}\left(D_{2} T_{S}\right) \tag{19}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{r 3}=i_{r 2}\left(D_{2} T_{S}\right) \tag{20}
\end{equation*}
$$

State $3\left(\left(D_{1}+D_{2}\right) T_{s}<t<\left(D_{1}+D_{2}+D_{3}\right) T_{s}\right)$. In this state, $t_{3}$ is defined as $t_{3}=t-D_{1} T_{s}-D_{2} T_{s}$. The direction of the diode $\mathrm{D}_{2}$ current is inverted, and diode of $\mathrm{D}_{2}$ becomes OFF. In the state, resonant current $i_{r}$ equal to magnetizing current $i_{m}$. From the figure, $v_{c 3}\left(t_{3}\right)$ and $i_{r 3}\left(t_{3}\right)$ are became

$$
\begin{equation*}
v_{c 3}\left(t_{3}\right)=V_{i}+\left(V_{c 3}-V_{i}\right) \cos \left(\omega_{1} t_{3}\right)-Z_{1} I_{r 3} \sin \left(\omega_{1} t_{3}\right) \tag{21}
\end{equation*}
$$

and

$$
\begin{equation*}
i_{r 3}\left(t_{3}\right)=1 / Z_{1}\left(V_{c 3}-V_{i}\right) \sin \left(\omega_{1} t_{3}\right)+I_{r 3} \cos \left(\omega_{1} t_{3}\right) \tag{22}
\end{equation*}
$$

The final values of the State 3 are

$$
\begin{equation*}
V_{c 4}=v_{c 3}\left(D_{3} T_{S}\right) \tag{23}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{r 4}=i_{r 3}\left(D_{3} T_{S}\right) \tag{24}
\end{equation*}
$$

State $4\left(\left(D_{1}+D_{2}+D_{3}\right) T_{s}<t<\left(D_{1}+D_{2}+D_{3}+D_{4}\right) T_{s}\right)$ : In this state, $t_{4}$ is defined as $t_{4}=t-D_{1} T_{s}-D_{2} T_{s}-D_{3} T_{s}$. This state is similar to State 1. In the state, the leakage inductance $L_{r}$ is magnetized by $i_{r}$ for ZVS operation. $\mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$ are overlapped as indicated with the dark gray area in Fig. 3. From the figure, $v_{c 4}\left(t_{4}\right)$ and $i_{r 4}\left(t_{4}\right)$ are became

$$
\begin{equation*}
v_{c 4}\left(t_{4}\right)=V_{i}+\left(V_{c 4}-V_{i}\right) \cos \left(\omega_{o} t_{4}\right)-Z_{r} I_{r 4} \sin \left(\omega_{o} t_{4}\right) \tag{25}
\end{equation*}
$$

and

$$
\begin{equation*}
i_{r 4}\left(t_{4}\right)=1 / Z_{r}\left(V_{c 4}-V_{i}\right) \sin \left(\omega_{o} t_{4}\right)+I_{r 4} \cos \left(\omega_{o} t_{4}\right) \tag{26}
\end{equation*}
$$

The final values of the State 4 are

$$
\begin{equation*}
V_{c 5}=v_{c 4}\left(D_{4} T_{S}\right) \tag{27}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{r 5}=i_{r 4}\left(D_{4} T_{S}\right) \tag{28}
\end{equation*}
$$

State $5\left(\left(D_{1}+D_{2}+D_{3}+D_{4}\right) T_{s}<t<T_{s} / 2\right)$ : In this state, $t_{5}$ is defined as $t_{5}=t-D_{1} T_{s}-D_{2} T_{s}-D_{3} T_{s}-D_{4} T_{s}$. The primary-side switch $\mathrm{Q}_{1}$ is turned OFF. All primary-side switches are turned OFF, called dead-time. The parasitic capacitor $C_{o s s 1}$ of $\mathrm{Q}_{1}$ is discharged by a half of resonant inductance current $i_{r} . \mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$ are overlapped as indicated with the dark gray area in Fig. 3. From the figure, $v_{c 5}\left(t_{5}\right), v_{D S 5}\left(t_{5}\right)$ and $i_{r 5}\left(t_{5}\right)$ are became

$$
\begin{align*}
& v_{c 5}\left(t_{5}\right)=V_{c 5}-\frac{\omega_{o}^{2}\left(V_{c 5}-V_{i}\right)}{\omega_{o}^{2}+\omega_{o s s}^{2}} \\
& +\frac{\omega_{o}^{2}\left(V_{c 5}-V_{i}\right)}{\omega_{o}^{2}+\omega_{o s s}^{2}} \cos \left(\sqrt{\omega_{o}^{2}+\omega_{o s s}^{2}} \cdot t_{5}\right)  \tag{29}\\
& -\frac{I_{r 5}}{C_{r}{\sqrt{\omega_{o}^{2}+\omega_{o s s}^{2}}}^{2}} \sin \left({\left.\sqrt{\omega_{o}^{2}+\omega_{o s s}^{2}} \cdot t_{5}\right)}^{\text {a }}=\right.
\end{align*}
$$

$$
\begin{align*}
& v_{D S 5}\left(t_{5}\right)=\frac{\omega_{o s s}^{2}\left(V_{c 5}-V_{i}\right)}{\omega_{o}{ }^{2}+\omega_{o s s}^{2}}+V_{i} \\
& -\frac{\omega_{o s s}{ }^{2}\left(V_{c 5}-V_{i}\right)}{\omega_{o}^{2}+\omega_{o s s}^{2}} \cos \left({\left.\sqrt{\omega_{o}{ }^{2}+\omega_{o s s}^{2}} \cdot t_{5}\right)}_{+\frac{I_{r 5}}{C_{o s s} \sqrt{\omega_{o}^{2}+\omega_{o s s}^{2}}} \sin \left({\sqrt{\omega_{o}}{ }^{2}+\omega_{o s s}^{2}}^{2} \cdot t_{5}\right)}\right. \tag{30}
\end{align*}
$$

and

$$
\begin{align*}
& i_{r 5}\left(t_{5}\right)=\frac{V_{c 5}-V_{i}}{L_{r} \sqrt{\omega_{o}^{2}+\omega_{o s s}^{2}}} \cdot \sin \left(\sqrt{\omega_{o}^{2}+\omega_{o s s}^{2}} \cdot t_{5}\right)  \tag{31}\\
& +I_{r 5} \cos \left(\sqrt{\omega_{o}^{2}+\omega_{o s s}^{2}} \cdot t_{5}\right)
\end{align*}
$$

## C. The Method for Achieving ZVS

The proposed operation does not achieve ZVS with controlling dead-time as well as the conventional operation. As shown in Fig. 3, the proposed operation has phase-shift between primary and secondary-side switches. $\Delta t_{p s}$ is the time length of the phase-shift. Without the phase-shift, $\Delta t_{p s}=0 \mathrm{~ns}$, the previous state of the dead-time becomes discontinuous current state. With this situation, initial current cannot be charged enough for ZVS because of secondary parasitic capacitance. Therefore, even with the long dead-time term, ZVS cannot be achieved. With phase-shift, the problem of the initial current can be solved. From eqs. (26) and (28), the initial current of the dead time, $I_{r 5}$, is

$$
\begin{equation*}
I_{r 5}=1 / Z_{r}\left(V_{c 4}-V_{i}\right) \sin \left(\omega_{o} D_{4} T_{S}\right)+I_{r 4} \cos \left(\omega_{o} D_{4} T_{S}\right) . \tag{32}
\end{equation*}
$$

The term of the phase-shift becomes

$$
\begin{equation*}
\Delta t_{p s}=D_{4} T_{S}+D_{5} T_{S} . \tag{33}
\end{equation*}
$$

In eq. (33), as defined as the $D_{5} T_{s}$ is fixed, the term of state 4 becomes larger with the increase of $\Delta t_{p s}$. For an example, in the conditions of $C_{o s s}=900 \mathrm{pF}, V_{i}=36 \mathrm{~V}, R=1.5 \mathrm{ohm}, D_{5} T_{s}=5 \mathrm{~ns}$, the relation of $\Delta t_{p s}$ and $I_{r 5}$ are shown in Fig. 5. From this figure, it can be seen that $I_{r 5}$ is related to $\Delta t_{p s}$ almost linearly. With the enough amount of $I_{r 5}$, the amount of electrical charge $q_{r 5}$ which flows leakage inductance in dead-time becomes larger as shown in Fig. 6 (a). The electrical charge $q_{r 5}$ can be calculated with

$$
\begin{equation*}
q_{r 5}=\int_{0}^{D_{5} T_{S}} i_{r 5}(t) d t \tag{34}
\end{equation*}
$$

For achieving ZVS, $q_{r 5}$ has to be larger than the amount of the electrical charge of the parasitic capacitance of the switch as

$$
\begin{equation*}
\left|q_{r 5}\right|>q_{o s s} . \tag{35}
\end{equation*}
$$

where $q_{\text {oss }}=C_{\text {oss }} V_{i}$.
Under the condition with mentioned in above, $v_{D S 5}\left(D_{5} T_{S}\right)$ can be decreased with the enough $\Delta t_{p s}$ as shown in Fig. 6 (b). Therefore, with the condition of


Figure 5. $\Delta t_{p s}$ vs $\left|I_{r s}\right|$.

(a) $\Delta t_{p s}$ vs $\left|q_{r s}\right|$.

(b) $\Delta t_{p s}$ vs $v_{D S}\left(D_{5} T_{S}\right)$.

Figure 6. The effect of the phase-shift.


Figure 7. Prototype system for the experiments.

$$
\begin{equation*}
v_{D S 5}\left(D_{5} T_{S}\right)<0, \tag{36}
\end{equation*}
$$

the ZVS operation can be achieved.
From the mentioned above, it can be seen that the phaseshift $\Delta t_{p s}$ between primary and secondary-side switches are valid for ZVS operation for the proposed PWM control.

## IV. Experimental Results

The prototype system for the experiments is shown in Fig. 7. As a prototype digital controller, field programmable gate array (FPGA) Cyclone IV is used, which generates individual gate signal for each switches. The on-term of the gate signals are manually changed with software. The resolution of the gate signals is 1 ns .

Some experiments have been carried out with parameters as shown in TABLE II, and 12 V of constant output voltage with open loop control. Components used in the experiment are shown in TABLE III. As the primary side GaN-FETs, EPC2001 whose voltage rating is 100 V , is used. As the secondary side GaN-FETs, EPC2015 whose voltage rating is 40V, is used. LM5113 is used as a gate driver for half-bridgeconnected GaN-FETs.

The main circuit of the proposed 5 MHz DC-DC converter is shown in Fig. 8. The total volume of the main circuit of the proposed 5 MHz DC-DC converter is $16.14 \mathrm{~cm}^{3}$, where depth and width are 3.00 cm and 6.81 cm , and highest point is 0.79 cm . The selection reason of the switches and magnetic transformer materials are described in [1].

The open loop static characteristics of the 5 MHz PWMcontrolled DC-DC converter are exhibited. From Fig. 9, it can be seen that voltage transfer ratio is controlled by duty ratio.

Figure 10 shows the waveforms of CCM mode and DCM mode with the phase-shift. The red dotted line shows achieving ZVS operation and red arrow shows enough initial current of the dead-time.

The maximum power efficiency is $89.4 \%$ from the Fig. 11. ZVS operation has been confirmed in the range of the experimental conditions. It is hard to measure the distribution of the power loss of this circuit because of the high power-density. Instead of power measurement, thermographic image as shown in Fig. 12, has been taken of the breadboard at point A in Fig. 11. From the results, the temperature of the secondaryside is still in high level. It is mentioned that the large secondary current and large duty ratio affects the loss of secondary side which is conduction loss of secondary-side diodes and FET. To improve the secondary-side large loss, synchronous rectifier will be applied in the future. The primary-side temperature is relatively low.

## V. Conclusion

In this paper, a novel control technique and maintaining ZVS operation for the current-mode resonant converter in MHz level operation has been proposed. Some experiments have been done with the resonant converter regulated by PWM at 5 MHz of switching frequency. Maximum power efficiency is $89.4 \%$. ZVS operation has been confirmed with some experiments. The temperature of the secondary side is

TABLE II. EXPERIMENTAL PARAMETERS

| Specifications |  | Value |
| :---: | :---: | :---: |
| Input voltage: $V_{i}$ |  | $36 \mathrm{~V} \sim 44 \mathrm{~V}$ |
| Output reference voltage: $V_{o}$ |  | 12 V |
|  |  | 2:1 |
| Switching frequency: $f_{s}$ |  | 5 MHz |
| Resonant frequency: $f_{r}$ |  | 4.98 MHz |
| Transformer leakage inductance: $L_{r}$ |  | 33 nH |
| Transformer magnetizin | inductance: $L_{m}$ | 200 nH |
| Resonant capacitor: $C_{r 1}, C_{r 2}$ |  | 15.5 nF |
| Output capacitor: $C_{o}$ |  | $18.8 \mu \mathrm{~F}$ |
| TABLE III. EXPERIMENTAL COMPONENTS |  |  |
| Name | Manufacture | Part Name/ Material |
| Primary side GaN-FET | EPC | EPC2001 |
| Secondary side GaN-FET | EPC | EPC2015 |
| FET Driver | TEXAS INSTRUMENTS | LM5113 |
| Diode | DIODES | PDS1040L |
| Transformer Core Material | TDK | NiZn Ferrite Core |
| Resonant Capacitor | TDK | C1608C0G1H392J |
| Input Capacitor | TDK | C3216X7R1H105K |
| Output Capacitor | TDK | C2012X7R1E475M |
| FPGA | Terasic (ALTERA) | $\begin{aligned} & \text { DE0-nano } \\ & \text { (Cyclone IV) } \end{aligned}$ |
| Isolator | TEXAS INSTRUMENTS | ISO722 |



Figure 8. The main circuit of the converter.


Figure 9. The open loop static characteristics of the converter.
still in high level because of the large secondary current and large duty ratio. Though, the primary-side temperature is relatively low because of ZVS operation by phase-shift.

As the future work, analysis of boost-mode operation with phase-shift, realization of the wide control range, defining the
optimal operation range of the converter, adapting secondaryside synchronous rectifier which leads higher powerefficiency, and feedback control by digital controller are under considerations.

## Acknowledgment

The authors would like to thank Mr. Shohei Iwasaki of Nagasaki University Technical staff, for his technical support.

## REFERENCES

[1] K. Matsuura, H. Yanagi, S. Tomioka and T. Ninomiya, "Power-Density Development of a 5MHz-Switching DC-DC Converter," IEEE APEC 2012, pp.2326-2332.
[2] Y. Xi, M. Chen, K. Nielson, and R. Bell, "Optimization of the Drive Circuit for Enhancement Mode Power GaN FETs in DC-DC Converters," IEEE PESC2008, pp.2975-2981.
[3] D. Costinett, H. Nguyen, R. Zane, and D. Maksimovic, "GaN-FET Based Dual Active Bridge DC-DC Converter," IEEE APEC2011, pp.1425-1432.
[4] S. Ji, D. Reusch and F. C. Lee, "High-Frequency High Power Density 3-D Integrated Gallium-Nitride-Based Point of Load Module Design," IEEE Trans. Power Electron. vol. 28, no. 9, 2013, pp.4216-4226.
[5] J. Delaine, P. O. Jeannin, D. Frey and K. Guepratte, "Improvement of GaN Transistors Working Conditions to Increase Efficiency of A 100W DC-DC Converter," IEEE APEC 2013, pp.656-663.
[6] Y. Hayashi, "High-power-density Versatile DC-DC Converter for Environmentally Friendly Data Centre," IEEE EPE-PEMC2012, pp.DS3b.16-1-DS3b.16-7.
[7] Y. Hayashi, "Power Density Design of SiC and GaN DC-DC Converters for 380V DC Distribution System based on Series-parallel Circuit Topology," IEEE APEC 2013, pp.1601-1606.
[8] W. Zhang, Y. Long, Y. Cui, F. Wang, L. M. Tolbert, B. J. Blalock, S. Henning, J. Moses and R. Dean, "Impact of Planner Transformer Winding Capacitance on Si-based and GaN-based LLC Resonant Converter," IEEE APEC 2013, pp.1668-1674.
[9] Y. Wang, W. Kim, Z. Zhang, J. Calata, and K. D. T Ngo, "Experience with 1 to 3 Megahertz Power Conversion Using eGaN FETs," IEEE APEC 2013, pp.532-539.
[10] T. Hashimoto, T. Ninomiya, H. Tanaka and R. P. Tymerski, "ZVS-PWM-Controlled Parallel-Resonant Converter Applied to A ConstantCurrent Power Supply," IEEE PESC1999, pp.275-280.
[11] T. Zaitsu, T. Ninomiya, M. Shoyama, and H. Tanaka, "PWMControlled Current-Mode Resonant Converter Using an Active-Clamp Technique," IEEE PESC1996, pp.89-93.
[12] F. S. Tsai and F. C. Lee, "A Complete DC Characterization of A Constant-Frequency, Clamped-Mode, Series-Resonant Converter," IEEE PESC1988, pp.987-996.
[13] W. J. Lee, S. W. Choi, C. E. Kim, and G. W. Moon, "A New PWMControlled Quasi-Resonant Converter for a High Efficiency PDP Sustaining Power Module," IEEE Trans. Power Electron. vol. 23, no.4, 2008, pp.1782-1790.
[14] S. Mangat, M. Qiu, and P. Jain, "A Modified Asymmetrical Pulse-Width-Modulated Resonant DC/DC Converter Topology," IEEE Trans. Power Electron. vol. 19, no. 1, 2004, pp.104-111.
[15] X. Xu, A. M. Khambadkone, T. M. Leong, and R. Oruganti, "A 1-MHz Zero-Voltage-Switching Asymmetrical Half-Bridge DC/DC Converter: Analysis and Design," IEEE Trans. Power Electron. vol. 21, no. 1, 2006, pp. 105-113.

(a) CCM at $V_{i}=44 \mathrm{~V}, I_{o}=6.3 \mathrm{~A}, D=0.6, \Delta t_{p s}=13 \mathrm{~ns}$.

(b) DCM at $V_{i}=36 \mathrm{~V}, I_{o}=2.8 \mathrm{~A}, D=0.63, \Delta t_{p s}=14 \mathrm{~ns}$. Figure 10. Experimental waveforms.


Figure 11. Power efficiency of the converter at $V_{o}=12 \mathrm{~V}$.


Figure 12. Thermographic image of the breadboard at point A in Fig. 11.

