ログイン
Language:

WEKO3

  • トップ
  • ランキング
To
lat lon distance
To

Field does not validate



インデックスリンク

インデックスツリー

メールアドレスを入力してください。

WEKO

One fine body…

WEKO

One fine body…

アイテム

  1. 060 工学部・工学研究科 = Faculty of Engineering
  2. 060 会議発表資料 = Conference Paper

Practical implementation of a network-based Stochastic biochemical simulation system on an FPGA

http://hdl.handle.net/10069/20695
http://hdl.handle.net/10069/20695
131b3db3-feeb-4fd6-acb0-542ca07a635d
名前 / ファイル ライセンス アクション
FPL2008_663.pdf FPL2008_663.pdf (92.5 kB)
アイテムタイプ 会議発表論文 / Conference Paper(1)
公開日 2008-11-20
タイトル
タイトル Practical implementation of a network-based Stochastic biochemical simulation system on an FPGA
言語
言語 eng
資源タイプ
資源タイプ識別子 http://purl.org/coar/resource_type/c_5794
資源タイプ conference paper
著者 Yoshimi, Masato

× Yoshimi, Masato

Yoshimi, Masato

Search repository
Nishikawa, Yuri

× Nishikawa, Yuri

Nishikawa, Yuri

Search repository
Osana, Yasunori

× Osana, Yasunori

Osana, Yasunori

Search repository
Funahashi, Akira

× Funahashi, Akira

Funahashi, Akira

Search repository
Hiroi, Noriko

× Hiroi, Noriko

Hiroi, Noriko

Search repository
Shibata, Yuichiro

× Shibata, Yuichiro

Shibata, Yuichiro

Search repository
Yamada, Hideki

× Yamada, Hideki

Yamada, Hideki

Search repository
Kitano, Hiroaki

× Kitano, Hiroaki

Kitano, Hiroaki

Search repository
Amano, Hideharu

× Amano, Hideharu

Amano, Hideharu

Search repository
抄録
内容記述タイプ Abstract
内容記述 Stochastic simulation of biochemical reaction networks are widely focused by life scientists to represent stochastic behaviors in cellular processes. Stochastic algorithm has loop-and thread-level parallelism, and it is suitable for running on application specific hardware to achieve high performance with low cost. We have implemented and evaluated the FPGA-based stochastic simulator according to theoretical research of the algorithm. This paper introduces an improved architecture for accelerating a stochastic simulation algorithm called the Next Reaction Method. This new architecture has scalability to various size of FPGA. As the result with a middle-range FPGA, 5.38 times higher throughput was obtained compared to software running on a Core 2 Quad Q6600 2.40GHz.
内容記述
内容記述タイプ Other
内容記述 2008 International Conference on Field Programmable Logic and Applications, FPL; Heidelberg; 8 September 2008 through 10 September 2008
書誌情報 Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

p. 663-666, 発行日 2008-09
ISBN
識別子タイプ ISBN
関連識別子 978-1-4244-1961-6
DOI
関連タイプ isIdenticalTo
識別子タイプ DOI
関連識別子 10.1109/FPL.2008.4630034
権利
権利情報 (c)2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
著者版フラグ
出版タイプ VoR
出版タイプResource http://purl.org/coar/version/c_970fb48d4fbd8a85
出版者
出版者 Institute of Electrical and Electronics Engineers
引用
内容記述タイプ Other
内容記述 2008 International Conference on Field Programmable Logic and Applications, pp.663-666
戻る
0
views
See details
Views

Versions

Ver.1 2023-05-15 23:07:03.716619
Show All versions

Share

Share
tweet

Cite as

Other

print

エクスポート

OAI-PMH
  • OAI-PMH JPCOAR 2.0
  • OAI-PMH JPCOAR 1.0
  • OAI-PMH DublinCore
  • OAI-PMH DDI
Other Formats
  • JSON
  • BIBTEX
  • ZIP

コミュニティ

確認

確認

確認


Powered by WEKO3


Powered by WEKO3